aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3
diff options
context:
space:
mode:
authorJavier Valenzuela <javier.valenzuela@ni.com>2022-01-21 16:11:26 -0600
committerWade Fife <wade.fife@ettus.com>2022-01-25 10:18:47 -0700
commit14d31c68f0f96d68d81ac248a970a7610c555a6d (patch)
tree3a80ed4b6390cf4c4ac8b34bfd5c1d17a071c031 /fpga/usrp3
parent4bfbb9eeec92fdd3e9d7096006f63477d4848f76 (diff)
downloaduhd-14d31c68f0f96d68d81ac248a970a7610c555a6d.tar.gz
uhd-14d31c68f0f96d68d81ac248a970a7610c555a6d.tar.bz2
uhd-14d31c68f0f96d68d81ac248a970a7610c555a6d.zip
fpga: x400: Bump copyright
Diffstat (limited to 'fpga/usrp3')
-rw-r--r--fpga/usrp3/top/x400/doc/X4XX_FPGA_right.htm2
-rw-r--r--fpga/usrp3/top/x400/regmap/PkgRFDC_REGS_REGMAP.vhd2
-rw-r--r--fpga/usrp3/top/x400/regmap/core_regs_regmap_utils.vh2
-rw-r--r--fpga/usrp3/top/x400/regmap/cpld_interface_regmap_utils.vh2
-rw-r--r--fpga/usrp3/top/x400/regmap/dig_ifc_regmap_utils.vh2
-rw-r--r--fpga/usrp3/top/x400/regmap/dio_regmap_utils.vh2
-rw-r--r--fpga/usrp3/top/x400/regmap/global_regs_regmap_utils.vh2
-rw-r--r--fpga/usrp3/top/x400/regmap/gpio_atr_regmap_utils.vh2
-rw-r--r--fpga/usrp3/top/x400/regmap/pl_cpld_regmap_utils.vh2
-rw-r--r--fpga/usrp3/top/x400/regmap/radio_ctrlport_regmap_utils.vh2
-rw-r--r--fpga/usrp3/top/x400/regmap/radio_dio_regmap_utils.vh2
-rw-r--r--fpga/usrp3/top/x400/regmap/rfdc_regs_regmap_utils.vh2
-rw-r--r--fpga/usrp3/top/x400/regmap/rfdc_timing_regmap_utils.vh2
-rw-r--r--fpga/usrp3/top/x400/regmap/versioning_regs_regmap_utils.vh2
14 files changed, 14 insertions, 14 deletions
diff --git a/fpga/usrp3/top/x400/doc/X4XX_FPGA_right.htm b/fpga/usrp3/top/x400/doc/X4XX_FPGA_right.htm
index 74f393604..c9697dce8 100644
--- a/fpga/usrp3/top/x400/doc/X4XX_FPGA_right.htm
+++ b/fpga/usrp3/top/x400/doc/X4XX_FPGA_right.htm
@@ -716,7 +716,7 @@ Prism.languages.vhdl={comment:/--.+/,"vhdl-vectors":{pattern:/\b[oxb]"[\da-f_]+"
<p>The top is defined in HDL source file common_regs.v, x4xx.v.</p>
<div class="group"><a name="P5 Content"></a><h2 class="group">P5 Content</h2>
<div class="register"><h3 class="register">Register map supplied for open-source projects</h3>
- <i><BR/><BR/>"All content provided is Copyright 2021 National Instruments Corporation.
+ <i><BR/><BR/>"All content provided is Copyright 2022 National Instruments Corporation.
For information on NI trademark guidelines, please see <a href="http://www.ni.com/legal/trademarks/">http://www.ni.com/legal/trademarks/</a>. For the NI Patent Notice, please see <a href="http://www.ni.com/legal/patents/">http://www.ni.com/legal/patents/</a>."
</i></div><BR/>
</div>
diff --git a/fpga/usrp3/top/x400/regmap/PkgRFDC_REGS_REGMAP.vhd b/fpga/usrp3/top/x400/regmap/PkgRFDC_REGS_REGMAP.vhd
index c5732d01f..4905a4acd 100644
--- a/fpga/usrp3/top/x400/regmap/PkgRFDC_REGS_REGMAP.vhd
+++ b/fpga/usrp3/top/x400/regmap/PkgRFDC_REGS_REGMAP.vhd
@@ -1,6 +1,6 @@
---------------------------------------------------------------------
--
--- Copyright 2021 Ettus Research, A National Instruments Brand
+-- Copyright 2022 Ettus Research, A National Instruments Brand
-- SPDX-License-Identifier: LGPL-3.0-or-later
--
-- Module: PkgRFDC_REGS_REGMAP.vhd
diff --git a/fpga/usrp3/top/x400/regmap/core_regs_regmap_utils.vh b/fpga/usrp3/top/x400/regmap/core_regs_regmap_utils.vh
index f3fdde060..d0b58ec65 100644
--- a/fpga/usrp3/top/x400/regmap/core_regs_regmap_utils.vh
+++ b/fpga/usrp3/top/x400/regmap/core_regs_regmap_utils.vh
@@ -1,5 +1,5 @@
//
-// Copyright 2021 Ettus Research, A National Instruments Company
+// Copyright 2022 Ettus Research, A National Instruments Company
//
// SPDX-License-Identifier: LGPL-3.0-or-later
//
diff --git a/fpga/usrp3/top/x400/regmap/cpld_interface_regmap_utils.vh b/fpga/usrp3/top/x400/regmap/cpld_interface_regmap_utils.vh
index 1539803fe..69fde6a4c 100644
--- a/fpga/usrp3/top/x400/regmap/cpld_interface_regmap_utils.vh
+++ b/fpga/usrp3/top/x400/regmap/cpld_interface_regmap_utils.vh
@@ -1,5 +1,5 @@
//
-// Copyright 2021 Ettus Research, A National Instruments Company
+// Copyright 2022 Ettus Research, A National Instruments Company
//
// SPDX-License-Identifier: LGPL-3.0-or-later
//
diff --git a/fpga/usrp3/top/x400/regmap/dig_ifc_regmap_utils.vh b/fpga/usrp3/top/x400/regmap/dig_ifc_regmap_utils.vh
index 7ead185d7..bca2c4da8 100644
--- a/fpga/usrp3/top/x400/regmap/dig_ifc_regmap_utils.vh
+++ b/fpga/usrp3/top/x400/regmap/dig_ifc_regmap_utils.vh
@@ -1,5 +1,5 @@
//
-// Copyright 2021 Ettus Research, A National Instruments Company
+// Copyright 2022 Ettus Research, A National Instruments Company
//
// SPDX-License-Identifier: LGPL-3.0-or-later
//
diff --git a/fpga/usrp3/top/x400/regmap/dio_regmap_utils.vh b/fpga/usrp3/top/x400/regmap/dio_regmap_utils.vh
index 027a464f5..eb8550e64 100644
--- a/fpga/usrp3/top/x400/regmap/dio_regmap_utils.vh
+++ b/fpga/usrp3/top/x400/regmap/dio_regmap_utils.vh
@@ -1,5 +1,5 @@
//
-// Copyright 2021 Ettus Research, A National Instruments Company
+// Copyright 2022 Ettus Research, A National Instruments Company
//
// SPDX-License-Identifier: LGPL-3.0-or-later
//
diff --git a/fpga/usrp3/top/x400/regmap/global_regs_regmap_utils.vh b/fpga/usrp3/top/x400/regmap/global_regs_regmap_utils.vh
index bc1ab7778..0c0490416 100644
--- a/fpga/usrp3/top/x400/regmap/global_regs_regmap_utils.vh
+++ b/fpga/usrp3/top/x400/regmap/global_regs_regmap_utils.vh
@@ -1,5 +1,5 @@
//
-// Copyright 2021 Ettus Research, A National Instruments Company
+// Copyright 2022 Ettus Research, A National Instruments Company
//
// SPDX-License-Identifier: LGPL-3.0-or-later
//
diff --git a/fpga/usrp3/top/x400/regmap/gpio_atr_regmap_utils.vh b/fpga/usrp3/top/x400/regmap/gpio_atr_regmap_utils.vh
index 5fcb50c9e..363a2cbc0 100644
--- a/fpga/usrp3/top/x400/regmap/gpio_atr_regmap_utils.vh
+++ b/fpga/usrp3/top/x400/regmap/gpio_atr_regmap_utils.vh
@@ -1,5 +1,5 @@
//
-// Copyright 2021 Ettus Research, A National Instruments Company
+// Copyright 2022 Ettus Research, A National Instruments Company
//
// SPDX-License-Identifier: LGPL-3.0-or-later
//
diff --git a/fpga/usrp3/top/x400/regmap/pl_cpld_regmap_utils.vh b/fpga/usrp3/top/x400/regmap/pl_cpld_regmap_utils.vh
index 05e5a48af..ccec438d0 100644
--- a/fpga/usrp3/top/x400/regmap/pl_cpld_regmap_utils.vh
+++ b/fpga/usrp3/top/x400/regmap/pl_cpld_regmap_utils.vh
@@ -1,5 +1,5 @@
//
-// Copyright 2021 Ettus Research, A National Instruments Company
+// Copyright 2022 Ettus Research, A National Instruments Company
//
// SPDX-License-Identifier: LGPL-3.0-or-later
//
diff --git a/fpga/usrp3/top/x400/regmap/radio_ctrlport_regmap_utils.vh b/fpga/usrp3/top/x400/regmap/radio_ctrlport_regmap_utils.vh
index d9ffa1b38..1a5e82d1c 100644
--- a/fpga/usrp3/top/x400/regmap/radio_ctrlport_regmap_utils.vh
+++ b/fpga/usrp3/top/x400/regmap/radio_ctrlport_regmap_utils.vh
@@ -1,5 +1,5 @@
//
-// Copyright 2021 Ettus Research, A National Instruments Company
+// Copyright 2022 Ettus Research, A National Instruments Company
//
// SPDX-License-Identifier: LGPL-3.0-or-later
//
diff --git a/fpga/usrp3/top/x400/regmap/radio_dio_regmap_utils.vh b/fpga/usrp3/top/x400/regmap/radio_dio_regmap_utils.vh
index 6916dc79c..c84d80765 100644
--- a/fpga/usrp3/top/x400/regmap/radio_dio_regmap_utils.vh
+++ b/fpga/usrp3/top/x400/regmap/radio_dio_regmap_utils.vh
@@ -1,5 +1,5 @@
//
-// Copyright 2021 Ettus Research, A National Instruments Company
+// Copyright 2022 Ettus Research, A National Instruments Company
//
// SPDX-License-Identifier: LGPL-3.0-or-later
//
diff --git a/fpga/usrp3/top/x400/regmap/rfdc_regs_regmap_utils.vh b/fpga/usrp3/top/x400/regmap/rfdc_regs_regmap_utils.vh
index 8a6c5aa9b..4d092f45c 100644
--- a/fpga/usrp3/top/x400/regmap/rfdc_regs_regmap_utils.vh
+++ b/fpga/usrp3/top/x400/regmap/rfdc_regs_regmap_utils.vh
@@ -1,5 +1,5 @@
//
-// Copyright 2021 Ettus Research, A National Instruments Company
+// Copyright 2022 Ettus Research, A National Instruments Company
//
// SPDX-License-Identifier: LGPL-3.0-or-later
//
diff --git a/fpga/usrp3/top/x400/regmap/rfdc_timing_regmap_utils.vh b/fpga/usrp3/top/x400/regmap/rfdc_timing_regmap_utils.vh
index 545d31ff7..20bbadcb9 100644
--- a/fpga/usrp3/top/x400/regmap/rfdc_timing_regmap_utils.vh
+++ b/fpga/usrp3/top/x400/regmap/rfdc_timing_regmap_utils.vh
@@ -1,5 +1,5 @@
//
-// Copyright 2021 Ettus Research, A National Instruments Company
+// Copyright 2022 Ettus Research, A National Instruments Company
//
// SPDX-License-Identifier: LGPL-3.0-or-later
//
diff --git a/fpga/usrp3/top/x400/regmap/versioning_regs_regmap_utils.vh b/fpga/usrp3/top/x400/regmap/versioning_regs_regmap_utils.vh
index e53454afc..8dfe25149 100644
--- a/fpga/usrp3/top/x400/regmap/versioning_regs_regmap_utils.vh
+++ b/fpga/usrp3/top/x400/regmap/versioning_regs_regmap_utils.vh
@@ -1,5 +1,5 @@
//
-// Copyright 2021 Ettus Research, A National Instruments Company
+// Copyright 2022 Ettus Research, A National Instruments Company
//
// SPDX-License-Identifier: LGPL-3.0-or-later
//