diff options
| author | Ashish Chaudhari <ashish@ettus.com> | 2014-08-20 09:06:32 -0700 |
|---|---|---|
| committer | Ashish Chaudhari <ashish@ettus.com> | 2014-08-20 09:06:32 -0700 |
| commit | 72eae0503393966dfb2b961835ad1f9c5e5265e7 (patch) | |
| tree | 60db7af4b572f280f3017b8ba3a5f39657c58816 /fpga/usrp3/top/x300/Makefile.x300.inc | |
| parent | 505c1d84fa7c53c0c640fab73b88c164671c7b91 (diff) | |
| parent | d31ffb2ef869b05fc4aeafd6bf588e62dca7ee82 (diff) | |
| download | uhd-72eae0503393966dfb2b961835ad1f9c5e5265e7.tar.gz uhd-72eae0503393966dfb2b961835ad1f9c5e5265e7.tar.bz2 uhd-72eae0503393966dfb2b961835ad1f9c5e5265e7.zip | |
Merge branch 'master' into ashish/cat_refactor_phase2
Diffstat (limited to 'fpga/usrp3/top/x300/Makefile.x300.inc')
| -rw-r--r-- | fpga/usrp3/top/x300/Makefile.x300.inc | 7 |
1 files changed, 4 insertions, 3 deletions
diff --git a/fpga/usrp3/top/x300/Makefile.x300.inc b/fpga/usrp3/top/x300/Makefile.x300.inc index 1395b5f00..6e13e4fed 100644 --- a/fpga/usrp3/top/x300/Makefile.x300.inc +++ b/fpga/usrp3/top/x300/Makefile.x300.inc @@ -49,7 +49,7 @@ synthesis_tool "XST (VHDL/Verilog)" \ simulator "ISim (VHDL/Verilog)" \ "Preferred Language" "Verilog" \ "Enable Message Filtering" FALSE \ -"Display Incremental Messages" FALSE +"Display Incremental Messages" FALSE ################################################## # Sources @@ -142,7 +142,8 @@ MAP_PROPERTIES = \ "Map Effort Level" High \ "Extra Effort" Normal \ "Perform Timing-Driven Packing and Placement" TRUE \ -"Enable Multi-Threading 2" +"Enable Multi-Threading 2" \ +"Starting Placer Cost Table (1-100)" $$(( $$RANDOM % 100 + 1 )) #"Map to Input Functions" 4 \ PLACE_ROUTE_PROPERTIES = \ @@ -160,6 +161,6 @@ GEN_PROG_FILE_PROPERTIES = \ "Done (Output Events)" 5 \ "Enable Bitstream Compression" FALSE \ "Enable Outputs (Output Events)" 6 \ -"Wait for DCI Match (Output Events)" NoWait +"Wait for DCI Match (Output Events)" NoWait SIM_MODEL_PROPERTIES = "" |