diff options
| author | Ben Hilburn <ben.hilburn@ettus.com> | 2013-12-03 10:35:35 -0800 |
|---|---|---|
| committer | Ben Hilburn <ben.hilburn@ettus.com> | 2013-12-03 10:35:35 -0800 |
| commit | 4b4365a517938b365af57674a3ab1462432c2c3a (patch) | |
| tree | 04386aca95f77810f8127067d05a1dd60356044a /fpga/usrp3/top/b200/timing.ucf | |
| parent | abc682eda8d84d5a366ca32ca87e81e0890e69e2 (diff) | |
| download | uhd-4b4365a517938b365af57674a3ab1462432c2c3a.tar.gz uhd-4b4365a517938b365af57674a3ab1462432c2c3a.tar.bz2 uhd-4b4365a517938b365af57674a3ab1462432c2c3a.zip | |
b2xx: Updating FPGA source with recent bugfixes.
Diffstat (limited to 'fpga/usrp3/top/b200/timing.ucf')
| -rw-r--r-- | fpga/usrp3/top/b200/timing.ucf | 41 |
1 files changed, 23 insertions, 18 deletions
diff --git a/fpga/usrp3/top/b200/timing.ucf b/fpga/usrp3/top/b200/timing.ucf index e21d4cb1a..4b7817134 100644 --- a/fpga/usrp3/top/b200/timing.ucf +++ b/fpga/usrp3/top/b200/timing.ucf @@ -20,21 +20,26 @@ TIMESPEC "TS_codec_data_clk_p" = PERIOD "codec_data_clk_p" 16276 ps HIGH 50 %; INST "GPIF_*" IOB = TRUE; #low speed misc output group -INST "SFDX*" TNM = ls_misc_out; -INST "SRX*" TNM = ls_misc_out; -INST "LED_*" TNM = ls_misc_out; -INST "tx_enable*" TNM = ls_misc_out; -INST "tx_bandsel_*" TNM = ls_misc_out; -INST "rx_bandsel_*" TNM = ls_misc_out; -INST "ref_sel" TNM = ls_misc_out; -INST "*_ce" TNM = ls_misc_out; -INST "*_miso" TNM = ls_misc_out; -INST "*_mosi" TNM = ls_misc_out; -INST "*_sclk" TNM = ls_misc_out; -INST "gps_*" TNM = ls_misc_out; -INST "FPGA_*D0" TNM = ls_misc_out; - -#constrain the misc IOs to the bus clock -NET "bus_clk" TNM_NET = "bus_clk"; -TIMESPEC "TS_bus_clk" = PERIOD "bus_clk" 10 ns HIGH 50 %; -TIMEGRP "ls_misc_out" OFFSET = OUT 15 ns AFTER "bus_clk" RISING; +INST "SFDX*" TNM = radio_misc_out; # Radio Clk domain +INST "SRX*" TNM = radio_misc_out; # Radio Clk domain +INST "LED_*" TNM = radio_misc_out; # Radio Clk domain +INST "tx_enable*" TNM = radio_misc_out; # Radio Clk domain +INST "tx_bandsel_*" TNM = ls_misc_out; # Bus clk domain +INST "rx_bandsel_*" TNM = ls_misc_out; # Bus clk domain +INST "ref_sel" TNM = ls_misc_out; # Bus clk domain +INST "pll_ce" TNM = ls_misc_out; # Bus clk domain +INST "cat_ce" TNM = ls_misc_out; # Bus clk domain + combinatorial +#INST "fx3_miso" TNM = ls_misc_out; # Combinatorial +INST "cat_miso" TNM = ls_misc_out; # Bus clk domain (I) +INST "cat_mosi" TNM = ls_misc_out; # Bus clk domain + combinatorial +INST "pll_mosi" TNM = ls_misc_out; # Bus clk domain + combinatorial +INST "*_sclk" TNM = ls_misc_out; # Bus clk domain + combinatorial +INST "gps_*" TNM = ls_misc_out; # Bus clk domain +#INST "FPGA_*D0" TNM = ls_misc_out; # UNUSED + +#constrain the misc IOs to the clocks +NET "gpif_clk" TNM_NET = "gpif_clk"; +TIMESPEC "TS_gpif_clk" = PERIOD "gpif_clk" 10 ns HIGH 50 %; +TIMEGRP "ls_misc_out" OFFSET = OUT 15 ns AFTER "gpif_clk" RISING; +TIMEGRP "radio_misc_out" OFFSET = OUT 15 ns AFTER "radio_clk" RISING; + |