diff options
| author | Wade Fife <wade.fife@ettus.com> | 2021-09-01 15:38:39 -0500 |
|---|---|---|
| committer | Wade Fife <wade.fife@ettus.com> | 2021-09-08 08:36:05 -0500 |
| commit | 8c0c30642d47d17e2fa9d168b462d7ace18cc3d4 (patch) | |
| tree | 865a34309282eab97962b8900831806f4cb631f5 /fpga/usrp3/lib | |
| parent | 66267f515802ff3f965fd44e1f0d3097ada7484f (diff) | |
| download | uhd-8c0c30642d47d17e2fa9d168b462d7ace18cc3d4.tar.gz uhd-8c0c30642d47d17e2fa9d168b462d7ace18cc3d4.tar.bz2 uhd-8c0c30642d47d17e2fa9d168b462d7ace18cc3d4.zip | |
fpga: Remove stale references to UHD_FPGA_DIR
Diffstat (limited to 'fpga/usrp3/lib')
7 files changed, 7 insertions, 14 deletions
diff --git a/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_addsub/Makefile b/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_addsub/Makefile index 0c825f41d..2bca6ddf8 100644 --- a/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_addsub/Makefile +++ b/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_addsub/Makefile @@ -7,8 +7,7 @@ #------------------------------------------------- # Top-of-Makefile #------------------------------------------------- -# Define BASE_DIR to point to the "top" dir. Note: -# UHD_FPGA_DIR must be passed into this Makefile. +# Define BASE_DIR to point to the "top" dir. BASE_DIR = ../../../../top # Include viv_sim_preample after defining BASE_DIR include $(BASE_DIR)/../tools/make/viv_sim_preamble.mak diff --git a/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_ddc/Makefile b/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_ddc/Makefile index b63685ef7..cf2d5b036 100644 --- a/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_ddc/Makefile +++ b/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_ddc/Makefile @@ -7,8 +7,7 @@ #------------------------------------------------- # Top-of-Makefile #------------------------------------------------- -# Define BASE_DIR to point to the "top" dir. Note: -# UHD_FPGA_DIR must be passed into this Makefile. +# Define BASE_DIR to point to the "top" dir. BASE_DIR = ../../../../top # Include viv_sim_preample after defining BASE_DIR include $(BASE_DIR)/../tools/make/viv_sim_preamble.mak diff --git a/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_duc/Makefile b/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_duc/Makefile index c632e52f6..7b1d18a8f 100644 --- a/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_duc/Makefile +++ b/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_duc/Makefile @@ -7,8 +7,7 @@ #------------------------------------------------- # Top-of-Makefile #------------------------------------------------- -# Define BASE_DIR to point to the "top" dir. Note: -# UHD_FPGA_DIR must be passed into this Makefile. +# Define BASE_DIR to point to the "top" dir. BASE_DIR = ../../../../top # Include viv_sim_preample after defining BASE_DIR include $(BASE_DIR)/../tools/make/viv_sim_preamble.mak diff --git a/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_logpwr/Makefile b/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_logpwr/Makefile index cd8e2e45b..02d84e450 100644 --- a/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_logpwr/Makefile +++ b/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_logpwr/Makefile @@ -7,8 +7,7 @@ #------------------------------------------------- # Top-of-Makefile #------------------------------------------------- -# Define BASE_DIR to point to the "top" dir. Note: -# UHD_FPGA_DIR must be passed into this Makefile. +# Define BASE_DIR to point to the "top" dir. BASE_DIR = ../../../../top # Include viv_sim_preample after defining BASE_DIR include $(BASE_DIR)/../tools/make/viv_sim_preamble.mak diff --git a/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_siggen/Makefile b/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_siggen/Makefile index 8fffd1c2e..92720c8ad 100644 --- a/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_siggen/Makefile +++ b/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_siggen/Makefile @@ -7,8 +7,7 @@ #------------------------------------------------- # Top-of-Makefile #------------------------------------------------- -# Define BASE_DIR to point to the "top" dir. Note: -# UHD_FPGA_DIR must be passed into this Makefile. +# Define BASE_DIR to point to the "top" dir. BASE_DIR = ../../../../top # Include viv_sim_preample after defining BASE_DIR include $(BASE_DIR)/../tools/make/viv_sim_preamble.mak diff --git a/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_vector_iir/Makefile b/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_vector_iir/Makefile index 656b4d5c0..0d60a7b9a 100644 --- a/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_vector_iir/Makefile +++ b/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_vector_iir/Makefile @@ -7,8 +7,7 @@ #------------------------------------------------- # Top-of-Makefile #------------------------------------------------- -# Define BASE_DIR to point to the "top" dir. Note: -# UHD_FPGA_DIR must be passed into this Makefile. +# Define BASE_DIR to point to the "top" dir. BASE_DIR = ../../../../top # Include viv_sim_preample after defining BASE_DIR include $(BASE_DIR)/../tools/make/viv_sim_preamble.mak diff --git a/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_window/Makefile b/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_window/Makefile index f05034702..83c7c2916 100644 --- a/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_window/Makefile +++ b/fpga/usrp3/lib/rfnoc/blocks/rfnoc_block_window/Makefile @@ -7,8 +7,7 @@ #------------------------------------------------- # Top-of-Makefile #------------------------------------------------- -# Define BASE_DIR to point to the "top" dir. Note: -# UHD_FPGA_DIR must be passed into this Makefile. +# Define BASE_DIR to point to the "top" dir. BASE_DIR = ../../../../top # Include viv_sim_preample after defining BASE_DIR include $(BASE_DIR)/../tools/make/viv_sim_preamble.mak |