summaryrefslogtreecommitdiffstats
path: root/fpga/usrp2/vrt
diff options
context:
space:
mode:
authorJosh Blum <josh@joshknows.com>2012-04-09 17:29:56 -0700
committerJosh Blum <josh@joshknows.com>2012-04-09 17:29:56 -0700
commitc402ed8c0c1266f141471189941cdbd24ad4e6ed (patch)
tree6bbec10a3566b441a7356692465db0ce4b269945 /fpga/usrp2/vrt
parentbd3eeb5149efe5f9ca3e5b83b46cdb37f279d3d5 (diff)
parent1e143bddd2a246ca6ffae6fb54aa416b35293078 (diff)
downloaduhd-c402ed8c0c1266f141471189941cdbd24ad4e6ed.tar.gz
uhd-c402ed8c0c1266f141471189941cdbd24ad4e6ed.tar.bz2
uhd-c402ed8c0c1266f141471189941cdbd24ad4e6ed.zip
Merge branch 'maint'
Diffstat (limited to 'fpga/usrp2/vrt')
-rw-r--r--fpga/usrp2/vrt/vita_rx_chain.v2
1 files changed, 1 insertions, 1 deletions
diff --git a/fpga/usrp2/vrt/vita_rx_chain.v b/fpga/usrp2/vrt/vita_rx_chain.v
index ca2f847bc..2788dc9d5 100644
--- a/fpga/usrp2/vrt/vita_rx_chain.v
+++ b/fpga/usrp2/vrt/vita_rx_chain.v
@@ -41,7 +41,7 @@ module vita_rx_chain
wire clear;
assign clear_o = clear;
wire clear_int;
- setting_reg #(.my_addr(BASE+3)) sr
+ setting_reg #(.my_addr(BASE+8)) sr
(.clk(clk),.rst(reset),.strobe(set_stb),.addr(set_addr),
.in(set_data),.out(),.changed(clear_int));