aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp2/udp
diff options
context:
space:
mode:
authorMatt Ettus <matt@ettus.com>2010-03-24 16:36:16 -0700
committerMatt Ettus <matt@ettus.com>2010-03-24 16:36:16 -0700
commitfc32fa87bc579dfcb04a7a404e6785ac0dc86949 (patch)
tree0fc6085d23bf4ddfe425e4f04a4eee2a2a2f2b5d /fpga/usrp2/udp
parent8bf96b82706d8a61cb4140dca713479a13ff4f55 (diff)
downloaduhd-fc32fa87bc579dfcb04a7a404e6785ac0dc86949.tar.gz
uhd-fc32fa87bc579dfcb04a7a404e6785ac0dc86949.tar.bz2
uhd-fc32fa87bc579dfcb04a7a404e6785ac0dc86949.zip
Xilinx ISE is incorrectly parsing the verilog case statement, this is a workaround
Diffstat (limited to 'fpga/usrp2/udp')
0 files changed, 0 insertions, 0 deletions