diff options
| author | Martin Braun <martin.braun@ettus.com> | 2014-10-07 11:25:20 +0200 |
|---|---|---|
| committer | Martin Braun <martin.braun@ettus.com> | 2014-10-07 11:25:20 +0200 |
| commit | fd3e84941de463fa1a7ebab0a69515b4bf2614cd (patch) | |
| tree | 3fa721a13d41d2c0451d663a59a220a38fd5e614 /fpga/usrp2/models/IOBUF.v | |
| parent | 3b66804e41891e358c790b453a7a59ec7462dba4 (diff) | |
| download | uhd-fd3e84941de463fa1a7ebab0a69515b4bf2614cd.tar.gz uhd-fd3e84941de463fa1a7ebab0a69515b4bf2614cd.tar.bz2 uhd-fd3e84941de463fa1a7ebab0a69515b4bf2614cd.zip | |
Removed copy of FPGA source files.
Diffstat (limited to 'fpga/usrp2/models/IOBUF.v')
| -rw-r--r-- | fpga/usrp2/models/IOBUF.v | 83 |
1 files changed, 0 insertions, 83 deletions
diff --git a/fpga/usrp2/models/IOBUF.v b/fpga/usrp2/models/IOBUF.v deleted file mode 100644 index 1195dfb17..000000000 --- a/fpga/usrp2/models/IOBUF.v +++ /dev/null @@ -1,83 +0,0 @@ -// $Header: /devl/xcs/repo/env/Databases/CAEInterfaces/verunilibs/data/unisims/IOBUF.v,v 1.9 2007/05/23 21:43:39 patrickp Exp $ -/////////////////////////////////////////////////////////////////////////////// -// Copyright (c) 1995/2004 Xilinx, Inc. -// All Right Reserved. -/////////////////////////////////////////////////////////////////////////////// -// ____ ____ -// / /\/ / -// /___/ \ / Vendor : Xilinx -// \ \ \/ Version : 10.1 -// \ \ Description : Xilinx Functional Simulation Library Component -// / / Bi-Directional Buffer -// /___/ /\ Filename : IOBUF.v -// \ \ / \ Timestamp : Thu Mar 25 16:42:37 PST 2004 -// \___\/\___\ -// -// Revision: -// 03/23/04 - Initial version. -// 02/22/06 - CR#226003 - Added integer, real parameter type -// 05/23/07 - Changed timescale to 1 ps / 1 ps. -// 05/23/07 - Added wire declaration for internal signals. - -`timescale 1 ps / 1 ps - - -module IOBUF (O, IO, I, T); - - parameter CAPACITANCE = "DONT_CARE"; - parameter integer DRIVE = 12; - parameter IBUF_DELAY_VALUE = "0"; - parameter IFD_DELAY_VALUE = "AUTO"; - parameter IOSTANDARD = "DEFAULT"; - parameter SLEW = "SLOW"; - - output O; - inout IO; - input I, T; - - wire ts; - - //tri0 GTS = glbl.GTS; - - or O1 (ts, GTS, T); - bufif0 T1 (IO, I, ts); - - buf B1 (O, IO); - - initial begin - - case (CAPACITANCE) - - "LOW", "NORMAL", "DONT_CARE" : ; - default : begin - $display("Attribute Syntax Error : The attribute CAPACITANCE on IOBUF instance %m is set to %s. Legal values for this attribute are DONT_CARE, LOW or NORMAL.", CAPACITANCE); - $finish; - end - - endcase - - case (IBUF_DELAY_VALUE) - - "0", "1", "2", "3", "4", "5", "6", "7", "8", "9", "10", "11", "12", "13", "14", "15", "16" : ; - default : begin - $display("Attribute Syntax Error : The attribute IBUF_DELAY_VALUE on IOBUF instance %m is set to %s. Legal values for this attribute are 0, 1, 2, ... or 16.", IBUF_DELAY_VALUE); - $finish; - end - - endcase - - - case (IFD_DELAY_VALUE) - - "AUTO", "0", "1", "2", "3", "4", "5", "6", "7", "8" : ; - default : begin - $display("Attribute Syntax Error : The attribute IFD_DELAY_VALUE on IOBUF instance %m is set to %s. Legal values for this attribute are AUTO, 0, 1, 2, ... or 8.", IFD_DELAY_VALUE); - $finish; - end - - endcase - - end // initial begin - -endmodule - |