summaryrefslogtreecommitdiffstats
path: root/fpga/usrp2/fifo
diff options
context:
space:
mode:
authorPhilip Balister <philip@opensdr.com>2010-09-21 20:06:43 +0000
committerPhilip Balister <philip@opensdr.com>2010-09-21 20:06:43 +0000
commit77cdb4a9695e71e64e1d87cfad2cb4d8717f971e (patch)
treea3dc039b2c7124f988acda462d2aa76f5877f011 /fpga/usrp2/fifo
parent943bfa271c97b36dcba74f1d65220e6f66f50c7f (diff)
downloaduhd-77cdb4a9695e71e64e1d87cfad2cb4d8717f971e.tar.gz
uhd-77cdb4a9695e71e64e1d87cfad2cb4d8717f971e.tar.bz2
uhd-77cdb4a9695e71e64e1d87cfad2cb4d8717f971e.zip
Use a dummy write to start DMA transfers when sending data to the FPGA.
Poll will also start data transfers.
Diffstat (limited to 'fpga/usrp2/fifo')
0 files changed, 0 insertions, 0 deletions