diff options
| author | Josh Blum <josh@joshknows.com> | 2011-09-28 15:35:36 -0700 |
|---|---|---|
| committer | Josh Blum <josh@joshknows.com> | 2011-09-28 15:35:36 -0700 |
| commit | 9d00821b51301412071944315e9d1555482b7e39 (patch) | |
| tree | 84f6a170269e1f7a7ed9c583a3f9701cee54c960 /fpga/usrp1/sdr_lib | |
| parent | df4b43bfcde201c1311eac98c95e8b87c7566320 (diff) | |
| parent | de25eecffe11a13717a1477ca385c9cd333de6f3 (diff) | |
| download | uhd-9d00821b51301412071944315e9d1555482b7e39.tar.gz uhd-9d00821b51301412071944315e9d1555482b7e39.tar.bz2 uhd-9d00821b51301412071944315e9d1555482b7e39.zip | |
Merge branch 'uhd_master'
Diffstat (limited to 'fpga/usrp1/sdr_lib')
| -rw-r--r-- | fpga/usrp1/sdr_lib/adc_interface.v | 4 | ||||
| -rw-r--r-- | fpga/usrp1/sdr_lib/io_pins.v | 4 | ||||
| -rw-r--r-- | fpga/usrp1/sdr_lib/master_control_multi.v | 4 | ||||
| -rw-r--r-- | fpga/usrp1/sdr_lib/rx_buffer.v | 4 |
4 files changed, 8 insertions, 8 deletions
diff --git a/fpga/usrp1/sdr_lib/adc_interface.v b/fpga/usrp1/sdr_lib/adc_interface.v index f18ffc104..cb78f332a 100644 --- a/fpga/usrp1/sdr_lib/adc_interface.v +++ b/fpga/usrp1/sdr_lib/adc_interface.v @@ -1,7 +1,7 @@ -`include "../../firmware/include/fpga_regs_common.v" -`include "../../firmware/include/fpga_regs_standard.v" +`include "../common/fpga_regs_common.v" +`include "../common/fpga_regs_standard.v" module adc_interface (input clock, input reset, input enable, diff --git a/fpga/usrp1/sdr_lib/io_pins.v b/fpga/usrp1/sdr_lib/io_pins.v index ad1b7b4a8..b8bf59555 100644 --- a/fpga/usrp1/sdr_lib/io_pins.v +++ b/fpga/usrp1/sdr_lib/io_pins.v @@ -19,8 +19,8 @@ // Foundation, Inc., 51 Franklin Street, Boston, MA 02110-1301 USA // -`include "../../firmware/include/fpga_regs_common.v" -`include "../../firmware/include/fpga_regs_standard.v" +`include "../common/fpga_regs_common.v" +`include "../common/fpga_regs_standard.v" module io_pins ( inout wire [15:0] io_0, inout wire [15:0] io_1, inout wire [15:0] io_2, inout wire [15:0] io_3, diff --git a/fpga/usrp1/sdr_lib/master_control_multi.v b/fpga/usrp1/sdr_lib/master_control_multi.v index cab96a79f..eee8ebfa3 100644 --- a/fpga/usrp1/sdr_lib/master_control_multi.v +++ b/fpga/usrp1/sdr_lib/master_control_multi.v @@ -19,8 +19,8 @@ // Foundation, Inc., 51 Franklin Street, Boston, MA 02110-1301 USA // `include "config.vh" -`include "../../../firmware/include/fpga_regs_common.v" -`include "../../../firmware/include/fpga_regs_standard.v" +`include "../../common/fpga_regs_common.v" +`include "../../common/fpga_regs_standard.v" // Clock, enable, and reset controls for whole system // Modified version to enable multi_usrp synchronisation diff --git a/fpga/usrp1/sdr_lib/rx_buffer.v b/fpga/usrp1/sdr_lib/rx_buffer.v index d17294b98..5541d2912 100644 --- a/fpga/usrp1/sdr_lib/rx_buffer.v +++ b/fpga/usrp1/sdr_lib/rx_buffer.v @@ -22,8 +22,8 @@ // Interface to Cypress FX2 bus // A packet is 512 Bytes, the fifo has 4096 lines of 18 bits each -`include "../../firmware/include/fpga_regs_common.v" -`include "../../firmware/include/fpga_regs_standard.v" +`include "../common/fpga_regs_common.v" +`include "../common/fpga_regs_standard.v" module rx_buffer ( // Read/USB side |