summaryrefslogtreecommitdiffstats
path: root/fpga/usrp1/models/bustri.v
diff options
context:
space:
mode:
authorJosh Blum <josh@joshknows.com>2010-04-15 11:24:41 -0700
committerJosh Blum <josh@joshknows.com>2010-04-15 11:24:41 -0700
commit3a196c5d614fbec9b1010b3082245614ba5e0dc9 (patch)
tree784f075298f5d86c9e7429ce0ff977deaf4315c8 /fpga/usrp1/models/bustri.v
parentcbf7a0916f0455743d8446a8edc0f0775e3e63ed (diff)
parent05d77f772317de5d925301aa11bb9a880656dd05 (diff)
downloaduhd-3a196c5d614fbec9b1010b3082245614ba5e0dc9.tar.gz
uhd-3a196c5d614fbec9b1010b3082245614ba5e0dc9.tar.bz2
uhd-3a196c5d614fbec9b1010b3082245614ba5e0dc9.zip
Merge branch 'udp'
Diffstat (limited to 'fpga/usrp1/models/bustri.v')
-rw-r--r--fpga/usrp1/models/bustri.v17
1 files changed, 17 insertions, 0 deletions
diff --git a/fpga/usrp1/models/bustri.v b/fpga/usrp1/models/bustri.v
new file mode 100644
index 000000000..6e5a0f74c
--- /dev/null
+++ b/fpga/usrp1/models/bustri.v
@@ -0,0 +1,17 @@
+
+// Model for tristate bus on altera
+// FIXME do we really need to use a megacell for this?
+
+module bustri (data,
+ enabledt,
+ tridata);
+
+ input [15:0] data;
+ input enabledt;
+ inout [15:0] tridata;
+
+ assign tridata = enabledt ? data :16'bz;
+
+endmodule // bustri
+
+