aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp1/megacells/fifo_1kx16.v
diff options
context:
space:
mode:
authormichael-west <michael.west@ettus.com>2014-04-08 17:46:53 -0700
committermichael-west <michael.west@ettus.com>2014-04-08 17:46:53 -0700
commit0624dcc37c4bb428c7858da2b60cf10aa5b03e47 (patch)
treec8b9f2887939ee452eadb782f9a42106bc3acbf7 /fpga/usrp1/megacells/fifo_1kx16.v
parent47bf17b50a305228cfd07ff6fbaff3ac4a30e811 (diff)
downloaduhd-0624dcc37c4bb428c7858da2b60cf10aa5b03e47.tar.gz
uhd-0624dcc37c4bb428c7858da2b60cf10aa5b03e47.tar.bz2
uhd-0624dcc37c4bb428c7858da2b60cf10aa5b03e47.zip
Fix for BUG #403: Visible frequency drift on Finite Rx with N210 & SBX
- Added initialization of clock and time sources
Diffstat (limited to 'fpga/usrp1/megacells/fifo_1kx16.v')
0 files changed, 0 insertions, 0 deletions