aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/.ci/fpga-pipeline-pr.yml
diff options
context:
space:
mode:
authorHumberto Jimenez <humberto.jimenez@ni.com>2022-03-25 16:40:20 -0500
committerWade Fife <wade.fife@ettus.com>2022-03-30 14:27:23 -0500
commitcdd83b78427da44ca924d969f121654024e6e041 (patch)
tree9f9c1595e726091ee64d399a1eed768bcd92764b /fpga/.ci/fpga-pipeline-pr.yml
parente1d98d2bcd21cae4807021564815b6d766575f73 (diff)
downloaduhd-cdd83b78427da44ca924d969f121654024e6e041.tar.gz
uhd-cdd83b78427da44ca924d969f121654024e6e041.tar.bz2
uhd-cdd83b78427da44ca924d969f121654024e6e041.zip
fpga: ci: Add X4_400 to CI targets default list
Diffstat (limited to 'fpga/.ci/fpga-pipeline-pr.yml')
-rw-r--r--fpga/.ci/fpga-pipeline-pr.yml14
1 files changed, 7 insertions, 7 deletions
diff --git a/fpga/.ci/fpga-pipeline-pr.yml b/fpga/.ci/fpga-pipeline-pr.yml
index 307010e7a..bbb15d598 100644
--- a/fpga/.ci/fpga-pipeline-pr.yml
+++ b/fpga/.ci/fpga-pipeline-pr.yml
@@ -19,6 +19,10 @@ parameters:
type: boolean
displayName: Clean IP Build
default: false
+- name: package_images
+ type: boolean
+ displayName: Package Images
+ default: false
- name: build_x410
type: boolean
displayName: Build X410
@@ -36,10 +40,6 @@ parameters:
X410_CG_400:
target_name: X410_CG_400
timeout: 480
-- name: package_images
- type: boolean
- displayName: Package Images
- default: false
trigger: none
@@ -55,7 +55,7 @@ pr:
schedules:
- cron: "0 18 * * Sun"
- displayName: Weekly FPGA Build master branch
+ displayName: Weekly FPGA PR Build master branch
branches:
include:
- master
@@ -65,8 +65,8 @@ extends:
template: templates/stages-fpga-pipeline.yml
parameters:
run_testbenches: ${{ parameters.run_testbenches }}
+ clean_ip_build: ${{ parameters.clean_ip_build }}
+ publish_int_files: true
package_images: ${{ parameters.package_images }}
build_x410: ${{ parameters.build_x410 }}
x410_targets_matrix: ${{ parameters.x410_targets_matrix }}
- publish_int_files: true
- clean_ip_build: ${{ parameters.clean_ip_build }}