aboutsummaryrefslogtreecommitdiffstats
path: root/firmware
diff options
context:
space:
mode:
authorAshish Chaudhari <ashish@ettus.com>2018-02-23 10:45:26 -0800
committerAshish Chaudhari <ashish@ettus.com>2018-02-23 14:13:44 -0800
commitc0a09e2f060045fb2954cc2194ac7eb48a873e4b (patch)
tree9dbdc1860fa911658b822888fb84182ca4589663 /firmware
parent9f67f624ad9de979aa1427b9bc91db15285c6c57 (diff)
downloaduhd-c0a09e2f060045fb2954cc2194ac7eb48a873e4b.tar.gz
uhd-c0a09e2f060045fb2954cc2194ac7eb48a873e4b.tar.bz2
uhd-c0a09e2f060045fb2954cc2194ac7eb48a873e4b.zip
x300: Fixed processor clock rate in ZPU firmware
- Fix for regression that was introduced after the bus_clk freq change - Firmware compat number bumped to 6.0 (was 5.2)
Diffstat (limited to 'firmware')
-rw-r--r--firmware/usrp3/x300/x300_defs.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/firmware/usrp3/x300/x300_defs.h b/firmware/usrp3/x300/x300_defs.h
index ed756d6fd..45457e6b5 100644
--- a/firmware/usrp3/x300/x300_defs.h
+++ b/firmware/usrp3/x300/x300_defs.h
@@ -4,7 +4,7 @@
#ifndef INCLUDED_X300_DEFS_H
#define INCLUDED_X300_DEFS_H
-#define CPU_CLOCK 83333333
+#define CPU_CLOCK 93750000 // Half of X300_BUS_CLOCK_RATE (187.5 MHz)
#define MAIN_RAM_BASE 0x0000
#define PKT_RAM0_BASE 0x8000
#define SFP0_MAC_BASE 0xC000