diff options
author | Josh Blum <josh@joshknows.com> | 2010-11-05 13:53:39 -0700 |
---|---|---|
committer | Josh Blum <josh@joshknows.com> | 2010-11-05 13:53:39 -0700 |
commit | 3ac3457184bc3b251ce7398eee56c931983abe65 (patch) | |
tree | 7cfa1ba616788ad083236272a323c3a6e2964da3 /firmware/fx2/src/common/check_udelay.c | |
parent | 144ebf29327981db8422049b451852744619678d (diff) | |
parent | c473cc56fafcb47d6ba1f16e8c9fb89ff6c57bca (diff) | |
download | uhd-3ac3457184bc3b251ce7398eee56c931983abe65.tar.gz uhd-3ac3457184bc3b251ce7398eee56c931983abe65.tar.bz2 uhd-3ac3457184bc3b251ce7398eee56c931983abe65.zip |
Merge branch 'good_stuff' into mb_eeprom
Conflicts:
firmware/fx2/include
Diffstat (limited to 'firmware/fx2/src/common/check_udelay.c')
-rw-r--r-- | firmware/fx2/src/common/check_udelay.c | 37 |
1 files changed, 0 insertions, 37 deletions
diff --git a/firmware/fx2/src/common/check_udelay.c b/firmware/fx2/src/common/check_udelay.c deleted file mode 100644 index 46885a067..000000000 --- a/firmware/fx2/src/common/check_udelay.c +++ /dev/null @@ -1,37 +0,0 @@ -/* - * USRP - Universal Software Radio Peripheral - * - * Copyright (C) 2003 Free Software Foundation, Inc. - * - * This program is free software; you can redistribute it and/or modify - * it under the terms of the GNU General Public License as published by - * the Free Software Foundation; either version 3 of the License, or - * (at your option) any later version. - * - * This program is distributed in the hope that it will be useful, - * but WITHOUT ANY WARRANTY; without even the implied warranty of - * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the - * GNU General Public License for more details. - * - * You should have received a copy of the GNU General Public License - * along with this program; if not, write to the Free Software - * Foundation, Inc., 51 Franklin Street, Boston, MA 02110-1301 USA - */ - -#include "usrp_common.h" -#include "delay.h" - -void -main (void) -{ - init_usrp (); - - // CPUCS = 0; // 12 MHz - // CPUCS = bmCLKSPD0; // 24 MHz - CPUCS = bmCLKSPD1; // 48 MHz - - while (1){ - USRP_LED_REG ^= bmLED0; - udelay (250); - } -} |