summaryrefslogtreecommitdiffstats
path: root/control_lib/system_control.v
diff options
context:
space:
mode:
authorJosh Blum <josh@joshknows.com>2010-01-22 16:00:45 -0800
committerJosh Blum <josh@joshknows.com>2010-01-22 16:00:45 -0800
commit8b377a9d6d0ad281474a8dbff49ea3b093178b28 (patch)
tree8e3c7a1b60f96df6e2140666d3b7afa5166d885d /control_lib/system_control.v
parente92d36dcfe02afaedec348f2d8fc4523fb4e633b (diff)
downloaduhd-8b377a9d6d0ad281474a8dbff49ea3b093178b28.tar.gz
uhd-8b377a9d6d0ad281474a8dbff49ea3b093178b28.tar.bz2
uhd-8b377a9d6d0ad281474a8dbff49ea3b093178b28.zip
moved into subdir
Diffstat (limited to 'control_lib/system_control.v')
-rw-r--r--control_lib/system_control.v47
1 files changed, 0 insertions, 47 deletions
diff --git a/control_lib/system_control.v b/control_lib/system_control.v
deleted file mode 100644
index 5d89f13db..000000000
--- a/control_lib/system_control.v
+++ /dev/null
@@ -1,47 +0,0 @@
-// System bootup order:
-// 0 - Internal POR to reset this block. Maybe control it from CPLD in the future?
-// 1 - Everything in reset
-// 2 - Take RAM Loader out of reset
-// 3 - When RAM Loader done, take processor and wishbone out of reset
-
-module system_control
- (input wb_clk_i,
- output reg ram_loader_rst_o,
- output reg wb_rst_o,
- input ram_loader_done_i
- );
-
- reg POR = 1'b1;
- reg [3:0] POR_ctr;
-
- initial POR_ctr = 4'd0;
- always @(posedge wb_clk_i)
- if(POR_ctr == 4'd15)
- POR <= 1'b0;
- else
- POR_ctr <= POR_ctr + 4'd1;
-
- always @(posedge POR or posedge wb_clk_i)
- if(POR)
- ram_loader_rst_o <= 1'b1;
- else
- ram_loader_rst_o <= #1 1'b0;
-
- // Main system reset
- reg delayed_rst;
-
- always @(posedge POR or posedge wb_clk_i)
- if(POR)
- begin
- wb_rst_o <= 1'b1;
- delayed_rst <= 1'b1;
- end
- else if(ram_loader_done_i)
- begin
- delayed_rst <= 1'b0;
- wb_rst_o <= delayed_rst;
- end
-
-endmodule // system_control
-
-