Merged r9433:9527 from features/gr-usrp2 into trunk. Adds usrp2 and gr-usrp2 top-level components. Trunk passes distcheck with mb-gcc installed, but currently not without them. The key issue is that when mb-gcc is not installed, the build system skips over the usrp2/firmware directory, and the firmware include files don't get put into the dist tarball. But we can't do the usual DIST_SUBDIRS method as the firmware is a subpackage.

git-svn-id: http://gnuradio.org/svn/gnuradio/trunk@9528 221aa14e-8319-0410-a670-987f0aec2ac5

1 files changed, 85 insertions, 0 deletions

diff --git a/boot_cpld/boot_cpld.v b/boot_cpld/boot_cpld.v
new file mode 100755
index 000000000..3c53a7992
--- /dev/null
+++ b/boot_cpld/boot_cpld.v
@@ -0,0 +1,85 @@
+`timescale 1ns / 1ps
+// ////////////////////////////////////////////////////////////////////////////////
+// Boot CPLD design, only for u2_rev2
+// ////////////////////////////////////////////////////////////////////////////////
+
+module boot_cpld
+  (input CLK_25MHZ,
+   output CLK_25MHZ_EN,
+   output [2:0] LED,
+   output [8:0] DEBUG,
+   input 	 POR,
+   
+   // To SD Card
+   output 	 SD_nCS,
+   output 	 SD_Din,
+   output 	 SD_CLK,
+   input 	 SD_Dout,
+   input 	 SD_DAT1,  // Unused
+   input 	 SD_DAT2,  // Unused
+   input         SD_prot,  // Write Protect
+   input         SD_det,   // Card Detect
+   
+   // To FPGA Config Interface
+   input 	 CFG_INIT_B,
+   output 	 CFG_Din,     // Also used in Data interface
+   output 	 CFG_CCLK,
+   input 	 CFG_DONE,
+   output 	 CFG_PROG_B,
+   
+   // To FPGA data interface
+   output 	 CPLD_CLK,
+   input 	 START,
+   input 	 MODE,
+   input 	 DONE,
+   output 	 detached,
+   input         CPLD_misc   // Unused for now
+   );
+   
+   assign 	 CLK_25MHZ_EN = 1'b1;
+   
+   assign 	 LED[0] = ~CFG_DONE;
+   assign 	 LED[1] = CFG_INIT_B;
+   assign 	 LED[2] = ~CFG_PROG_B;
+   			
+   wire 	 en_outs;
+   wire [3:0] 	 set_sel = 4'd0;
+   
+   assign 	 CPLD_CLK = CFG_CCLK;
+   assign 	 DEBUG[8:0] = { CLK_25MHZ, SD_nCS, SD_CLK, SD_Din, CFG_CCLK, CFG_PROG_B, CFG_INIT_B, CFG_DONE, CFG_Din};
+   
+   spi_boot #(.width_set_sel_g(4),  // How many sets (16)
+	      .width_bit_cnt_g(6),  // Block length (12 is faster, 6 is minimum)
+	      .width_img_cnt_g(2),  // How many images per set
+	      .num_bits_per_img_g(20), // Image size, 20 = 1MB
+	      .sd_init_g(1),           // SD-specific initialization
+	      .mmc_compat_clk_div_g(0),// No MMC support
+	      .width_mmc_clk_div_g(0), // No MMC support
+	      .reset_level_g(0))       // Active low reset
+     
+     spi_boot(.clk_i(CLK_25MHZ), 
+	      .reset_i(POR),
+	      
+	      // To SD Card
+	      .spi_clk_o(SD_CLK), 
+	      .spi_cs_n_o(SD_nCS),
+	      .spi_data_in_i(SD_Dout), 
+	      .spi_data_out_o(SD_Din), 
+	      .spi_en_outs_o(en_outs), 
+	      
+	      // Data Port
+	      .start_i(START),
+	      .mode_i(MODE), // 0->conf mode, 1->data mode  
+	      .detached_o(detached), 
+	      .dat_done_i(DONE), 
+	      .set_sel_i(set_sel),
+	      
+	      // To FPGA
+	      .config_n_o(CFG_PROG_B), 
+	      .cfg_init_n_i(CFG_INIT_B), 
+	      .cfg_done_i(CFG_DONE), 
+	      .cfg_clk_o(CFG_CCLK), 
+	      .cfg_dat_o(CFG_Din)
+	      );
+   
+endmodule // boot_cpld