diff options
| author | Josh Blum <josh@joshknows.com> | 2013-04-02 18:49:45 -0700 |
|---|---|---|
| committer | Josh Blum <josh@joshknows.com> | 2013-04-02 18:49:45 -0700 |
| commit | 36c11bb9f8244d16dc357323a2c8137f7096586b (patch) | |
| tree | 0d30177a9fde3d65ab17c8937ed4a10a58a8d151 | |
| parent | f703469ac9e14b9b834e3ea44ce6434187193117 (diff) | |
| parent | df2c9b3af895a826db09ad5817f84a3aa7b6b3d9 (diff) | |
| download | uhd-36c11bb9f8244d16dc357323a2c8137f7096586b.tar.gz uhd-36c11bb9f8244d16dc357323a2c8137f7096586b.tar.bz2 uhd-36c11bb9f8244d16dc357323a2c8137f7096586b.zip | |
Merge branch 'fpga_master' into maint
| -rw-r--r-- | fpga/usrp2/top/E1x0/Makefile.E110 | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/fpga/usrp2/top/E1x0/Makefile.E110 b/fpga/usrp2/top/E1x0/Makefile.E110 index c2d3e39e6..e5be8d2fa 100644 --- a/fpga/usrp2/top/E1x0/Makefile.E110 +++ b/fpga/usrp2/top/E1x0/Makefile.E110 @@ -50,6 +50,7 @@ simulator "ISE Simulator (VHDL/Verilog)" \ TOP_SRCS = \ ../B100/u1plus_core.v \ E1x0.v \ +E1x0.ucf \ timing.ucf SOURCES = $(abspath $(TOP_SRCS)) $(FIFO_SRCS) \ |