diff options
author | Matt Ettus <matt@ettus.com> | 2010-01-25 12:45:23 -0800 |
---|---|---|
committer | Matt Ettus <matt@ettus.com> | 2010-01-25 12:45:23 -0800 |
commit | a8ceedc34bb66c870964e4430c098a2cdaf9d429 (patch) | |
tree | 393ca530a4f901563dd42d58c75bcf44d98b4458 | |
parent | ab2f3f78bb3f6b88190312b06a6476c3a08561d2 (diff) | |
download | uhd-a8ceedc34bb66c870964e4430c098a2cdaf9d429.tar.gz uhd-a8ceedc34bb66c870964e4430c098a2cdaf9d429.tar.bz2 uhd-a8ceedc34bb66c870964e4430c098a2cdaf9d429.zip |
just debug pin changes
-rw-r--r-- | usrp2/top/u2_core/u2_core.v | 6 | ||||
-rw-r--r-- | usrp2/udp/udp_wrapper.v | 7 |
2 files changed, 12 insertions, 1 deletions
diff --git a/usrp2/top/u2_core/u2_core.v b/usrp2/top/u2_core/u2_core.v index f5cc55670..78ddd515c 100644 --- a/usrp2/top/u2_core/u2_core.v +++ b/usrp2/top/u2_core/u2_core.v @@ -745,7 +745,11 @@ module u2_core assign debug = debug_udp; assign debug_gpio_0 = debug_mac; - assign debug_gpio_1 = { rx_f19_src_rdy, rx_f19_dst_rdy, rx_f19_data }; + assign debug_gpio_1 = { { tx_f19_data[15:8] }, + { tx_f19_data[7:0] }, + { 3'd0, tx_f19_src_rdy, tx_f19_dst_rdy, tx_f19_data[18:16] }, + { 2'b0, rd2_ready_i, rd2_ready_o, rd2_flags } }; + endmodule // u2_core diff --git a/usrp2/udp/udp_wrapper.v b/usrp2/udp/udp_wrapper.v index 5a78cd09c..390abd0d5 100644 --- a/usrp2/udp/udp_wrapper.v +++ b/usrp2/udp/udp_wrapper.v @@ -77,9 +77,16 @@ module udp_wrapper .dataout(rx_f36_data), .src_rdy_o(rx_f36_src_rdy_o), .dst_rdy_i(rx_f36_dst_rdy_i), .space(), .occupied() ); + /* assign debug = { { 1'b0, rx_f19_data[18:16], rx_f19_src_rdy_i, rx_f19_dst_rdy_o, rx_f36_src_rdy_o, rx_f36_dst_rdy_i }, { 2'b0, rx_int1_src_rdy, rx_int1_dst_rdy, rx_int2_src_rdy, rx_int2_dst_rdy, rx_int3_src_rdy, rx_int3_dst_rdy}, { rx_int3_data[35:32], rx_f36_data[35:32] }, { debug_state[1:0], rx_int1_data[18:16], rx_int2_data[18:16] } }; + */ + + assign debug = { { 3'd0, tx_int1_src_rdy, tx_int1_dst_rdy, tx_int1_data[18:16] }, + { 3'd0, tx_int2_src_rdy, tx_int2_dst_rdy, tx_int2_data[18:16] }, + { tx_int2_data[15:8] }, + { tx_int2_data[7:0] } }; endmodule // udp_wrapper |