aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorMartin Braun <martin.braun@ettus.com>2019-02-19 14:12:00 -0800
committerBrent Stapleton <brent.stapleton@ettus.com>2019-02-20 12:32:14 -0800
commit999304cecca30e8c3860d6919cdd9b7f4eada1e2 (patch)
tree21025c00d31b49fbae96a93e4aa1e01785093295
parentfd7d85b1d2679156cb019e263b881703a1cc4b1b (diff)
downloaduhd-999304cecca30e8c3860d6919cdd9b7f4eada1e2.tar.gz
uhd-999304cecca30e8c3860d6919cdd9b7f4eada1e2.tar.bz2
uhd-999304cecca30e8c3860d6919cdd9b7f4eada1e2.zip
mpm: n3xx: Remove DDR3 from standard BIST collection
We can't guarantee that there is actually a DDR3/DRAM FIFO block on the image. So, don't run that test by default. In order to run the DDR3 bist, running `n3xx_bist ddr3` is still valid. However, it requires an image with the DRAM FIFO enabled.
-rwxr-xr-xmpm/python/n3xx_bist2
1 files changed, 1 insertions, 1 deletions
diff --git a/mpm/python/n3xx_bist b/mpm/python/n3xx_bist
index 604222517..fab76e33a 100755
--- a/mpm/python/n3xx_bist
+++ b/mpm/python/n3xx_bist
@@ -32,7 +32,7 @@ class N3XXBIST(bist.UsrpBIST):
usrp_type = "N3XX"
# This defines special tests that are really collections of other tests.
collections = {
- 'standard': ["ddr3", "gpsdo", "rtc", "temp", "fan", "tpm"],
+ 'standard': ["gpsdo", "rtc", "temp", "fan", "tpm"],
'extended': "*",
}
# Default FPGA image type