From 2d7c7b52512080bdb6d78d59102377295e6af823 Mon Sep 17 00:00:00 2001
From: "Matthias P. Braendli" <matthias.braendli@mpb.li>
Date: Sat, 7 Mar 2020 15:58:13 +0100
Subject: Place clock gen and audio amp differently

---
 kicad/control.sch | 17 ++---------------
 1 file changed, 2 insertions(+), 15 deletions(-)

(limited to 'kicad/control.sch')

diff --git a/kicad/control.sch b/kicad/control.sch
index 0683e0d..94a8a35 100644
--- a/kicad/control.sch
+++ b/kicad/control.sch
@@ -935,22 +935,9 @@ Wire Wire Line
 Wire Wire Line
 	4450 2250 4450 1900
 Connection ~ 4450 1900
-$Comp
-L Connector:TestPoint TP?
-U 1 1 5E65A0E8
-P 2450 5250
-AR Path="/5E4C0E28/5E65A0E8" Ref="TP?"  Part="1" 
-AR Path="/5E3088F9/5E65A0E8" Ref="TP?"  Part="1" 
-AR Path="/5E2FA006/5E65A0E8" Ref="TP201"  Part="1" 
-F 0 "TP201" H 2450 5483 50  0000 C CNN
-F 1 "AF_OUT2" H 2450 5574 50  0000 C CNN
-F 2 "TestPoint:TestPoint_Loop_D3.50mm_Drill1.4mm_Beaded" H 2650 5250 50  0001 C CNN
-F 3 "~" H 2650 5250 50  0001 C CNN
-F 4 "0" H 2450 5250 50  0001 C CNN "Need_order"
-	1    2450 5250
-	1    0    0    -1  
-$EndComp
 Wire Wire Line
 	1850 5250 2450 5250
 NoConn ~ 1500 7200
+Text HLabel 2450 5250 2    50   Input ~ 0
+AF_OUT
 $EndSCHEMATC
-- 
cgit v1.2.3