aboutsummaryrefslogtreecommitdiffstats
path: root/kicad-dart-70/kicad-dart-70.kicad_sch
Commit message (Collapse)AuthorAgeFilesLines
* DART-70 TX FE adaptationsMatthias P. Braendli2023-06-291-1/+1
|
* Modify TXFE and prepare file for orderMatthias P. Braendli2023-05-211-79/+22
|
* Assemble TX FE and update commentsMatthias P. Braendli2023-04-131-1/+1
|
* Update rx fe schematic as assembledMatthias P. Braendli2023-04-071-1/+1
|
* Fix BF988 footprintMatthias P. Braendli2023-04-041-1/+1
|
* Continue DART assembly nad fix some issuesMatthias P. Braendli2023-04-031-1/+1
|
* Fix DART-70 things seen during assemblyMatthias P. Braendli2023-03-251-59/+113
|
* Update to kicad 7.0.1Matthias P. Braendli2023-03-131-4174/+2674
|
* Run ERC and DRC, fix silkscreenMatthias P. Braendli2023-03-091-4/+7
|
* Add header for optional DCDCMatthias P. Braendli2023-03-091-98/+229
|
* Rework board outline and interior milling pathsMatthias P. Braendli2023-03-081-123/+16
|
* Reannotate, add usbaudio schematicMatthias P. Braendli2023-03-061-1279/+1126
|
* Add USB Audio codecMatthias P. Braendli2023-03-061-135/+257
|
* Replace power connectorMatthias P. Braendli2023-03-061-161/+51
|
* Add antenna voltage, separate EN_TX and EN_PAMatthias P. Braendli2023-03-061-258/+310
|
* Update schematic order and todoMatthias P. Braendli2023-03-021-3/+7
|
* Do via stitchingMatthias P. Braendli2023-02-251-0/+12
|
* Adapt README and schematic notesMatthias P. Braendli2023-02-251-46/+182
|
* Replace PIN diodeMatthias P. Braendli2023-02-241-105/+188
|
* ERC and DRCMatthias P. Braendli2023-02-191-2/+19
|
* Improve MICSPKMatthias P. Braendli2023-02-191-51/+22
|
* Remove the mounting holes for vertical boards, solder headers insteadMatthias P. Braendli2023-02-191-408/+0
|
* Rework placement and front connector board size, add digi input with VOX PTTMatthias P. Braendli2023-02-191-333/+1244
|
* More routing, start moving silkscreenMatthias P. Braendli2023-02-121-486/+290
|
* Move PA LPF to PA board and other changesMatthias P. Braendli2023-02-081-29/+11
|
* Place and route PAMatthias P. Braendli2023-02-071-847/+162
|
* Continue placement and refine schematicMatthias P. Braendli2023-02-071-476/+410
|
* Place frontendsMatthias P. Braendli2023-02-051-638/+21
|
* Separate TX and RX frontendsMatthias P. Braendli2023-02-051-201/+999
|
* Place parts of frontendMatthias P. Braendli2023-02-051-12/+30
|
* Continue placementMatthias P. Braendli2023-02-031-286/+656
|
* Define all footprintsMatthias P. Braendli2023-02-021-304/+304
|
* AnnotateMatthias P. Braendli2023-02-021-815/+1328
|
* Run ERCMatthias P. Braendli2023-02-021-2628/+595
|
* Review componentsMatthias P. Braendli2023-02-011-1932/+2169
|
* Update schematicMatthias P. Braendli2023-01-311-1694/+249
|
* Replace all GNDA by GNDMatthias P. Braendli2023-01-291-193/+2273
|
* Calculate diplexer valuesMatthias P. Braendli2023-01-291-234/+603
|
* Add rx gain stageMatthias P. Braendli2023-01-241-32/+238
|
* Add PA lowpass filter valuesMatthias P. Braendli2023-01-241-31/+19
|
* Add RX filterMatthias P. Braendli2023-01-241-0/+42
|
* Add connectors for FE, PA and ControlMatthias P. Braendli2023-01-231-619/+3471
|
* Update TODOsMatthias P. Braendli2023-01-231-707/+168
|
* Add PA_70Matthias P. Braendli2023-01-221-539/+1841
|
* Change 70MHz filterMatthias P. Braendli2023-01-221-1242/+572
|
* Add 70MHz frontendMatthias P. Braendli2023-01-211-15/+365
|
* Schematic workMatthias P. Braendli2023-01-211-33/+78
|
* Totally rework DART-70 basebandMatthias P. Braendli2023-01-201-606/+592
|
* Update schematicMatthias P. Braendli2023-01-191-505/+526
|
* Update schematicMatthias P. Braendli2023-01-181-412/+557
|
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-24 02:50:32 +0000