aboutsummaryrefslogtreecommitdiffstats
path: root/kicad-dart-70/kicad-dart-70.kicad_prl
Commit message (Collapse)AuthorAgeFilesLines
* Run ERC and DRC, fix silkscreenMatthias P. Braendli2023-03-091-1/+1
|
* Make board a bit smallerMatthias P. Braendli2023-03-081-3/+3
|
* Rework board outline and interior milling pathsMatthias P. Braendli2023-03-081-4/+4
|
* Reannotate, add usbaudio schematicMatthias P. Braendli2023-03-061-3/+3
|
* Add USB Audio codecMatthias P. Braendli2023-03-061-2/+2
|
* Replace power connectorMatthias P. Braendli2023-03-061-2/+2
|
* Add antenna voltage, separate EN_TX and EN_PAMatthias P. Braendli2023-03-061-2/+2
|
* Do via stitchingMatthias P. Braendli2023-02-251-2/+2
|
* Adapt README and schematic notesMatthias P. Braendli2023-02-251-3/+3
|
* Replace PIN diodeMatthias P. Braendli2023-02-241-3/+3
|
* ERC and DRCMatthias P. Braendli2023-02-191-2/+2
|
* Improve MICSPKMatthias P. Braendli2023-02-191-3/+3
|
* Rework placement and front connector board size, add digi input with VOX PTTMatthias P. Braendli2023-02-191-5/+7
|
* Add DART-70 logoMatthias P. Braendli2023-02-161-1/+1
|
* More routing, start moving silkscreenMatthias P. Braendli2023-02-121-3/+3
|
* Move PA LPF to PA board and other changesMatthias P. Braendli2023-02-081-9/+2
|
* Place and route PAMatthias P. Braendli2023-02-071-0/+1
|
* Continue placement and refine schematicMatthias P. Braendli2023-02-071-2/+0
|
* Place parts of frontendMatthias P. Braendli2023-02-051-1/+1
|
* More placementMatthias P. Braendli2023-02-051-3/+9
|
* Continue placementMatthias P. Braendli2023-02-031-4/+6
|
* Define all footprintsMatthias P. Braendli2023-02-021-1/+1
|
* Calculate diplexer valuesMatthias P. Braendli2023-01-291-1/+1
|
* Add initial files for DART-70Matthias P. Braendli2023-01-081-0/+75
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-24 02:27:29 +0000