aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Do via stitchingMatthias P. Braendli2023-02-255-91921/+6286
* Adapt README and schematic notesMatthias P. Braendli2023-02-2510-6774/+8758
* Create dart-70 firmwareMatthias P. Braendli2023-02-2520-0/+104191
* Replace PIN diodeMatthias P. Braendli2023-02-247-8106/+96247
* ERC and DRCMatthias P. Braendli2023-02-196-6924/+7380
* Improve MICSPKMatthias P. Braendli2023-02-193-1268/+1230
* Remove the mounting holes for vertical boards, solder headers insteadMatthias P. Braendli2023-02-195-7028/+863
* Rework placement and front connector board size, add digi input with VOX PTTMatthias P. Braendli2023-02-1910-118057/+31113
* Add DART-70 logoMatthias P. Braendli2023-02-165-126/+88593
* More routing, start moving silkscreenMatthias P. Braendli2023-02-129-5968/+138283
* Move PA LPF to PA board and other changesMatthias P. Braendli2023-02-0811-1998/+3518
* Place and route PAMatthias P. Braendli2023-02-078-87161/+6226
* Continue placement and refine schematicMatthias P. Braendli2023-02-077-5561/+86913
* Place frontendsMatthias P. Braendli2023-02-053-88181/+25
* Separate TX and RX frontendsMatthias P. Braendli2023-02-053-2766/+3336
* Place parts of frontendMatthias P. Braendli2023-02-055-1989/+2537
* More placementMatthias P. Braendli2023-02-054-1135/+86926
* Continue placementMatthias P. Braendli2023-02-036-4196/+5881
* Define all footprintsMatthias P. Braendli2023-02-029-950/+28667
* AnnotateMatthias P. Braendli2023-02-026-1209/+1589
* Run ERCMatthias P. Braendli2023-02-025-4134/+1529
* Review componentsMatthias P. Braendli2023-02-016-90939/+5326
* Update schematicMatthias P. Braendli2023-01-315-2134/+856
* Replace all GNDA by GNDMatthias P. Braendli2023-01-295-547/+3307
* Calculate diplexer valuesMatthias P. Braendli2023-01-295-969/+1733
* Add rx gain stageMatthias P. Braendli2023-01-246-861/+1642
* Add PA lowpass filter valuesMatthias P. Braendli2023-01-243-202/+209
* Add blockdiagramMatthias P. Braendli2023-01-241-0/+1444
* Add RX filterMatthias P. Braendli2023-01-242-972/+1494
* Add connectors for FE, PA and ControlMatthias P. Braendli2023-01-236-3298/+4739
* Update TODOsMatthias P. Braendli2023-01-235-935/+196
* Add PA_70Matthias P. Braendli2023-01-225-3066/+7832
* Change 70MHz filterMatthias P. Braendli2023-01-226-2192/+2192
* Add 70MHz frontendMatthias P. Braendli2023-01-214-18/+91855
* Schematic workMatthias P. Braendli2023-01-213-738/+1505
* Totally rework DART-70 basebandMatthias P. Braendli2023-01-203-5384/+5598
* Update schematicMatthias P. Braendli2023-01-196-1131/+2252
* Update schematicMatthias P. Braendli2023-01-183-1952/+1291
* More schematic workMatthias P. Braendli2023-01-155-3206/+2631
* More schematic work on DART-70Matthias P. Braendli2023-01-1513-7794/+10249
* Update picardy sw to latest dependenciesMatthias P. Braendli2023-01-145-174/+226
* Add hybrid cascodeMatthias P. Braendli2023-01-117-1925/+6343
* Add IF gain stageMatthias P. Braendli2023-01-113-236/+1797
* Do some schematic changesMatthias P. Braendli2023-01-096-1809/+2624
* Add initial files for DART-70Matthias P. Braendli2023-01-0811-0/+24101
* Migrate to kicad 6Matthias P. Braendli2022-03-2510-6/+31830
* Implement permanent toneMatthias P. Braendli2022-03-043-27/+52
* Some eval-clock-cw-tx gui changesMatthias P. Braendli2022-01-231-4/+45
* gui: add multiline messages and keyboard shortcutsMatthias P. Braendli2021-06-071-10/+44
* Improve automute and switchingMatthias P. Braendli2021-06-061-5/+8
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-06 05:13:47 +0000