aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Collapse)AuthorAgeFilesLines
* Merge branch 'next' into limeMatthias P. Braendli2019-02-279-72/+62
|\
| * Catch all exceptions as constMatthias P. Braendli2019-01-286-13/+13
| |
| * Represent ZMQ input failures more clearlyMatthias P. Braendli2019-01-282-57/+46
| |
| * Use PRIu64 in Log tracerMatthias P. Braendli2019-01-231-2/+3
| |
* | Merge branch 'next' into limeMatthias P. Braendli2019-01-2310-104/+158
|\|
| * TimestampDecoder: handle negative offset properlyMatthias P. Braendli2019-01-232-17/+24
| |
| * Add modulator rate (r/o) to RCMatthias P. Braendli2019-01-223-10/+49
| |
| * Preserve digital gain across DabModulator restartsMatthias P. Braendli2019-01-221-1/+1
| |
| * RemoteControl: handle failure differently for show commandMatthias P. Braendli2019-01-082-70/+74
| |
| * Only start DPD feedback if port is setMatthias P. Braendli2018-12-171-4/+6
| |
| * Soapy: do not set master clock rate if it is 0Matthias P. Braendli2018-12-171-2/+4
| |
* | Format document - test push githubF5OEO2018-12-142-202/+183
| |
* | In progress, buffer managementF5OEO2018-12-131-16/+72
| |
* | Add FIR processing with upsamplingF5OEO2018-12-113-90/+50
| |
* | Add upsample parameterF5OEO2018-12-111-4/+1
| |
* | Complete param parser, TODO: use itF5OEO2018-12-101-6/+6
| |
* | First working minimal live versionF5OEO2018-12-104-53/+124
| |
* | Set minimal initF5OEO2018-12-103-20/+66
| |
* | Complete minimal compilationF5OEO2018-12-102-2/+23
| |
* | Add minimum compilation for LimeSDRF5OEO2018-12-104-1/+449
| |
* | Move CFR preprocess only if CFR enableF5OEO2018-12-101-2/+3
|/
* Fix s16 FormatConverter outputMatthias P. Braendli2018-12-071-1/+1
|
* Add SDR temperature to RCMatthias P. Braendli2018-11-186-0/+36
|
* Replace DEBUG by TRACE in config.hMatthias P. Braendli2018-09-257-48/+13
|
* Fix CFR bug introduced in 1c110d1Matthias P. Braendli2018-08-071-1/+1
|
* Keep RC-modified settings across modulator restartsMatthias P. Braendli2018-08-0715-36/+35
|
* Set ASIO_STANDALONE in CXXFLAGSMatthias P. Braendli2018-08-061-0/+1
|
* Replace boost by the standalone asio libraryMatthias P. Braendli2018-08-064-63/+40
|
* Fix compilation on some older platformsMatthias P. Braendli2018-06-181-3/+3
|
* Rework GPSDO fix checkMatthias P. Braendli2018-06-185-97/+142
| | | | | Accelerate startup, take advantage of new UHD sensor, fix startup issue.
* Add predistorter coefs to RCMatthias P. Braendli2018-06-052-20/+72
|
* Make ZMQ return JSON for the list commandMatthias P. Braendli2018-06-051-1/+17
|
* Avoid variable shadowing function warningsMatthias P. Braendli2018-05-303-10/+18
|
* Do not set threadname for main threadMatthias P. Braendli2018-05-291-1/+0
|
* Handle Ctrl-C when using EDI inputMatthias P. Braendli2018-05-162-10/+16
|
* Silence Wmem-access warning in OfdmGeneratorMatthias P. Braendli2018-05-161-2/+4
|
* Minor GainControl refactoringMatthias P. Braendli2018-05-161-7/+11
|
* Fix warning about invalid casts in ResamplerMatthias P. Braendli2018-05-142-24/+27
|
* Handle RC set with value that cannot be parsedMatthias P. Braendli2018-05-141-4/+11
|
* Take some Log improvements from ODR-DabMuxMatthias P. Braendli2018-04-223-24/+22
|
* Update ThreadsafeQueue commentMatthias P. Braendli2018-04-201-1/+1
|
* Make DPDFeedback quit quicklyMatthias P. Braendli2018-04-201-1/+3
|
* Fix thread teardown in RCMatthias P. Braendli2018-04-201-1/+12
|
* ThreadsafeQueue: add wakeup event instead of custom termination markersMatthias P. Braendli2018-04-2010-34/+46
| | | | | This avoids the issue that the ~SDR termination marker doesn't reach the consumer because it's still prebuffering
* Adapt DabModulator.cpp includes for EasyDABv3Matthias P. Braendli2018-04-161-13/+16
|
* Do not compile useless files for easydabv3Matthias P. Braendli2018-04-162-28/+38
|
* Merge branch 'next' into easydabv3Matthias P. Braendli2018-04-114-4/+82
|\
| * Add ZMQ input buffer size to RCMatthias P. Braendli2018-04-113-3/+71
| |
| * Fix thread handling in remotecontrolMatthias P. Braendli2018-04-111-1/+11
| |
* | Skip easydabv3 FPGA blocks in modulatorMatthias P. Braendli2018-04-101-2/+8
|/
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-26 06:10:09 +0000